Could any one please help me how to find the post layout delay of a full adder circuit?
I am working with digital cadence and when i try to get the post layout delay, the report is shown as "NO CONSTRAINED TIMING PATHS FOUND"
↧
Channel:
Cadence Digital Implementation Forum
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Cadence Digital Implementation Forum
- Channel Number: 3711421
- Language: English
- Registered On: July 11, 2012, 9:57 pm
- Number of Articles: 1479
- Latest Snapshot: December 19, 2025, 7:03 am
- RSS URL: http://feeds.feedburner.com/cadence/community/forums/29
- Publisher: https://community.cadence.com/cadence_technology_forums/f/digital-implementation
- Description:
- Catalog: //kithlessness4.rssing.com/catalog.php?indx=3711421
© 2025 //www.rssing.com