cadence genus power report for combinational circuits

Hello,

I have a question about logic synthesis reports. As the dynamic power depends on the clock frequency, what is the power report of the cadence genus (report_power) when we synthesize a fully combinational logic without any clock?