Stacked via violations in encounter power router.

 I am trying to create the power routes using Encounter 9.1 

There are lot of memories in the design which has power pins in layer M4  ( design is 8 Metal layer process) i create the stripe in M3 & M7 where in M7 gets tapped to some of the power pins of the memories as the pitch of M7 is such that some of the memory pins does not get over lapped with M7 stripe so those are left open. so i create a sub mesh kind of struture on those memory pins & connect the sub mesh to the stripe in M7 

   During this stage there are lot of Stacked Via Violations are created,

       Can i use any switchs or any settings so that the tool understands the requriment & create the stack vias properlly.

thanks

deepak.