Hi,
can any body say on what basis we will decide the value of MacroModel delay?
suppost after post_cts_opt stage some paths are violated due to one logic(assume a RAM ) which is triggering with a clock .
please xplain clearly the macromodal scenario to fix setup and hold violations.