Encounter MIPS Xilinx Memory Core

Hi,

I am implementing Verilog HDL design of MIPS(Microprocessor without Interlocked Pipeline Stages). For this, I have incorporated Instruction memory and data memory cores (.xco files) in the design for simulation using Xilinx. How can I incorporate these cores in the design using SOC Encounter? Please let me know asap.