Large difference between post-route and signoff timing despite up-to-date RC...
Dear CommunityI have a design whose timing is fulfilled at the post-rouote stage. If I runsetExtractRCMode -engine postRoute -effortLevel high timeDesign -postRoute -setup -holdI get the following...
View ArticleCadence Modus generated test pattens
In the test pattern file generated by Modus tool in stil format, I wish to know what are the test patterns assigned to the PI and PPI.Example (from the stil...
View ArticleXtensa TIE documentation
Hi,Could you please tell me where I can find the documentation for the Xtensa TIE and FLIX? As all your documents refer to following documents, however none of them is available on your website, any...
View ArticleInstance Padding
Hi everyone,Is there any way to force instance padding won't honor physical_only instance?Thanks
View Article*** CRASHED *** [signal 11] Segmentation fault (core dumped) invoking tempus
what can be the problem?i run tempus it gives me this warning **WARN: (IMPOAX-1142): Current Tempus Timing Signoff Solution hierarchy has cds.lib plug-in installed and both cds.lib & lib.defs files...
View ArticleUsing the generic PDK with Genus
Hello all,I'm quite new to using the Cadence software suite so my question might be a bit naive or easily answered.I'm working at an educational facility and I was asked to see if the Cadence generic...
View ArticleVerilog netlist to Schematics
Dear all, I have an RTL design synthesized by Genus, and placed and routed by Innovus.In the process of verifying the design, I was thinking of running Corner Analysis. I have done such analysis before...
View ArticleNew versions of GENNUS and INNOVUS not running on CentOS 9
We recently upgraded from CentOS 7 to CentOS 9. IC618, SPECTRE, GENUS152 work fine. GENUS 211(Aug. 2023 version) and INNOVUS211(Aug. 2023 version) do not start. The output is given below. It is not...
View Articleinnovus placement related issue
Dear all,I have two questions:(1) I am wondering if innovus has the function of global placement, which is w/o legalization.(2) Can I costumize the goal of legalization? Or its cost function is fixed?I...
View ArticleClik here to view.
The .def file after placement stage
Dear all,After the place_opt stage, I output the def file and I see that there are NETS part in the def file. Is it normal that before the routing stage? Thank you very much!Best regards
View ArticlePower estimation of combinational logic design in Genus
While performing logic synthesis of a combinational logic design, I observed that Joules does not use the switching activity information from a VCD or TCF file provided for power estimation in Genus....
View ArticleClik here to view.
How do I exclude specific cells of the library?
I don't want to use few cells like AO, MUX from my technology file, for example tcbn65gplusbc/AO* tcbn65gplusbc/BEN* tcbn65gplusbc/BHD*What is the script for doing it?I tried set_attribute...
View ArticleVOLTUS_RAIL-4084: Hierarchy PGV cell has a misformatted connection because of...
As a result of extra delimeter hierarchical rail analysis is failing and when we traverse through the block ,rail analysis is a perfect pass
View Articlefind cells in row next to all same
I have special capacitor cells in layout. sometimes they abut next to each other in cell row. Need to find all the places where there are many of these next to. When find them,get the X1 X2 of where...
View Articlewrite placement blockage around cell
I have special placed cell. I need to find cell and draw placement blockage for full width of cell for the complete height of the design. From top to bottom of the design. How to complete task?
View ArticleStylus Flowtool Logfiles/History
Hi everyone,I currently started using Stylus Flowtool for my digital workflow. I am struggling with the infinite amount of logiles it creates (.log, log1,.... .logx) for each tool and step. Innovus...
View ArticleGenus crash- generate_ilm
Hi, I am working on a significant design, running synthesis for each sub-block. I generate an ILM (Interchange Logic Model) for each sub-design. However, when I attempt to run 'generate_ilm' for one of...
View ArticleClik here to view.
Innovus - Layout View (vs abstract/black-box view)
Dear all, I used Innovus to auto place and route a digital design (synthesized by Genus). However, when I look at the generated layout, it doesn't show the layout view of the cells (not even the...
View ArticleNew Pelle Pelle Jackets
the pelle pelle jackets has been hot selling since its official launched. you can buy more and more pelle pelle jackets from pelle pelle jackets and enjoy free shipping globally. buy now and get dicounts.
View Article