Tempus ECO initial setup summary not matching timing report results
We are currently setting up the Tempus flow and have ran into some mismatched data regarding ECO and timing reports. I generated a timing report before running ECO and saw six total setup violations....
View ArticleUPF 3.1 / Genus - Cannot find any instance for scope
Hi, I'm using genus (Version 21.14-s082_1) to synthesis a VHDL-design with multiple power-domains. After reading the power intent file and calling 'apply_power_intent', I get the following...
View ArticleOff grid violations on M2 layer
Hi all,I have off grid violations on M2 layer. I have tried ecoRoute -fix_drc and deleting violations and rerouting. But the tool is still placing these routes off grid. The on grid option in nanoroute...
View ArticleTid problem
Hi all, while saving design, there is an error saying a net has tid problem. However the design is saved. Does anybody know how to resolve the Tid problem?
View ArticleInnovus post CTS Timing Analysis issue
While performing the timing analysis after post-CTS. We are getting warnings on all input ports defined in our design. **WARN: (IMPESI-3095): Net: 'CLK' has no receivers. SI analysis is not...
View ArticleClik here to view.
cut_spacing violation
I am getting the cut_spacing violation in the power plan, my design has two power rails, and the via is not formed for two rails, only one rail getting via, I used edit power via and modified the...
View ArticleGenerate LEF/GDS LayerMap File
I have a standard cell library containing LEF, GDS, and spice models but no OA views. I'm unable to import these files into Virtuoso without a LayerMap file. How can I obtain or generate this required...
View ArticleClik here to view.
Clock doubler SDC modelling
Hi all,I'm trying to model the clock of a clock doubler. The doubler consists of a delay cell and an XOR gate, which generates a pulse on both the rising and falling edge of the input clock. I've...
View Articledigital implementation on android and ios
With digital implementation rapidly advancing, how do you think iOS and Android platforms will continue to evolve in industries like healthcare or education? The integration of mobile technology is...
View ArticleClik here to view.
How to quit “[SUSPEND]” in innovus
for debug I use suspend in my tcl script to debug，here is the codeafter that the innovus command screen become how to quit the SUSPEND status？ thanks
View ArticleTool to create *.lib and *.db files for designs made in Innovus
Hi all, I have made a custom cell in Innovus that I will be instantiating into a bigger block, which I will also be using Innovus to do the Place & Route. I understand that I can generate a *.lef...
View ArticleFind layer map file name and path for a library
I'm trying to write a generic piece of code that will return the layermap file location, with file name, for a variety of projects (which could potential have different layermap file naming...
View ArticleHow to import different input combination to the same circuit to get max,...
Hi everyone. I'm very a new cadence user. I'm not good at using it and quite lost in finding a way to get the results. With the topic, I would like to ask you for some suggestions to improve my cadence...
View ArticleIR Drop Criteria
IR criteria:Static IR (STD) ~2%Static IR (MEM) ~1%Dynamic IR (STD) ~10%Dynamic IR (MEM) ~5%Anyone knows the reason behind this criteria? >.<
View ArticleHow to define the pin locations for 2-dimensional input?
I have a 2-dimensional input in my design - input [2:0] data_in [15:0]. After synthesis with genus, I got a netlist where the inputs are like \data[15], \data[14],...,\data[0]. And furthermore it has...
View ArticleAlways on buffering
Hello All,How do we control the Always on buffering for a power domain called B in Power domain A.here B-power domain nets going through A , hence tool is inserting Always on buffers.How do we avoid...
View ArticleAssistance with Followpin Connection to Power Ring
Dear All,As shown in the image below, some followpins (in blue) fail to connect to the power ring. This appears to be because the horizontal tracks connecting the power pad on the right to the power...
View ArticleInnovus: Assistance with Followpin Connection to Power Ring
Dear All,As shown in this image, some followpins (in blue) fail to connect to the power ring. This appears to be because the horizontal tracks connecting the power pad on the right to the power ring...
View ArticleLEF file error in floorplan
I encountered some problems when running the digital flow example by foundry, which actually complaining about the lef file in the library. These error are gotten with all the inputs from Stylus...
View ArticleCaptablefile
What does Ctot means and how it been calculatedwidth(um) space(um) Ctot(Ff/um) Cc(Ff/um) Carea(Ff/um) Cfrg(Ff/um)0.070 0.052 0.1986 0.0723 0.0311 0.01150.070...
View Article