Hi, I am new to cadence. I started out designing an inverter and ran LVS. I made sure that the labels are matching in both schematic and layout. But I run into the following error while LVS stating that "No matching sub-ckt found for NFET and PFET". Can someone provide insight into this?
