Verilog in and spice out procedure?

Dear all,

I want to convert a verilog netlist into a simulatable SPICE (or HSPICE) format. I have seen people talking about verilog-In and spice out. How does this process actually work? What the the tools I should use?

Thank you so much!