Dear Friends,
I'm looking into Solution with ID 11327942. Can't figure out how clock latency 2.5ns is decided for reg2out paths
set_clock_latency 2.5 -rise clk2
Can you please give me a hint?
Thanks,
Aram
↧
Channel:
Cadence Digital Implementation Forum
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Cadence Digital Implementation Forum
- Channel Number: 3711421
- Language: English
- Registered On: July 11, 2012, 9:57 pm
- Number of Articles: 1458
- Latest Snapshot: June 17, 2025, 1:09 am
- RSS URL: http://feeds.feedburner.com/cadence/community/forums/29
- Publisher: https://community.cadence.com/cadence_technology_forums/f/digital-implementation
- Description:
- Catalog: //kithlessness4.rssing.com/catalog.php?indx=3711421
© 2025 //www.rssing.com