Clik here to view.
Adding fillers
Hi,Should i run incremental placement/routing after inserting the fillers? (i insert them at the end of my flow). Thanks.
View ArticleClik here to view.
Problem while saving Netlist
Hi,I am trying to generate netlist for the Layout using "saveNetlist dma_ahb64_2208.v -excludeLeafCell -includePowerGround -excludeLogicalCell {FILL16BWP FILL8BWP FILL4BWP FILL2BWP FILL1BWP}...
View ArticleClik here to view.
Fixing Transition violations
1. I was trying to fix transition violation using -drv, for a design with fences and guides. But I was in wain. Once I removed them and recreated the encounter database with DEF, and V. The encounter...
View ArticleClik here to view.
Ports mismatch
Hi , I am running LVS, I have assigned ports in the desing but still in LVS report layout has 0 ports. I am working on Encounter10.13 dv_obj_count -transformed_nets {132639 59910} -transformed_inst...
View ArticleClik here to view.
DRC Fixing in Encounter
Hello Ive been trying to do some DRC fixing in Cadence Ecounter. The basic problem I am facing is offgrid/nogrid routing errors. I tried setting the routeOngrid option true and routed the design...
View ArticleClik here to view.
route follow pins inside a block ring.
I have a softblock in my design. I want 1) create a block ring for the block "A" and the core ring for other modules skipping the blobk "A". I tried to do this by creating a fence, but encounter don't...
View ArticleClik here to view.
VerifyGeometry not parsing all the sub area
Hello Everyone,I am adding decaps after routing optimization using "addFiller -doDRC false -honorPrerouteAsObs false -cell {}"After that performing verifyGeometry -error 100000While doing the above...
View ArticleClik here to view.
id problem cells with verifyGeometry
Hi I am looking for a way to id std cells that create drcs. You may have a few cells in the library that exhibit bad behavior they may contain a blockage that creates spacing violations to metal two...
View ArticleClik here to view.
Encounter final layout export to Cadence Virtuoso
Hello,I am now starting to read and going through the process of digital flow.What is the best way to export the final routed and placed design in encounter to Cadence Virtuoso environment for the...
View ArticleClik here to view.
usage of standard cell libraries in Encounter
Hello,I have already followed successfully some manual which basically talks about how to import the Verilog design which references the standard cell primitives contained in the LEF file. So I import...
View ArticleClik here to view.
Combinational loop reported by RTL compiler
This is an instance where Encounter RTL compiler is reporting an unintentional combination loop.There are two combinational blocks A and B . The inputs to A and B are multiplexed. The select line of...
View ArticleClik here to view.
Propagated clock for reg2out
Dear Friends,I'm looking into Solution with ID 11327942. Can't figure out how clock latency 2.5ns is decided for reg2out pathsset_clock_latency 2.5 -rise clk2 Can you please give me a hint? Thanks,Aram
View ArticleClik here to view.
multiple pins in the same net (cds_thru layout synthesis)
Hi, I encountered a problem with the impementation of a digital block using an RC-Encounter-Virtuoso flow.When I synthesize the block, the generated netlist/schematic uses one cds_thru block to connect...
View ArticleClik here to view.
Abstract Generation Crashes during Step pins in a given cell
whenever i try to run this given cell , the abstract generation run experience system crash. heres the part of log file. WARNING (ABS-523): Cell misc_dtr: The pin iptat20u has shape on an invalid...
View ArticleClik here to view.
RTL Import to Encounter in VHDL
When I launch encounter and go to File->Import, as for HDL I see only Verilog option. I am wondering is there a way to import VHDL files?And just in general, is there a way to get everything related...
View ArticleClik here to view.
create placement blockage for instance list
Dear all Is there any way to specify placement blockage for specific instance list using single blockage layer.For example if I have 1000 instances (with relative naming conventions) can I create...
View ArticleClik here to view.
Clik here to view.
Negative Insertion Delay
Hi,I understand that insertion delay is the time taken for the signal to propagate from the root to leaf. However, in one of the cc-opt runs, I got min insertion delay as negative. Could someone please...
View ArticleClik here to view.
Clock Tree Synthesis Through Narrow Corridors
Hi, I'm running clock tree synthesis on a large memory-like array structure where there are narrow corridors between some of the rows/columns. EDI CTS is having a hard time and is creating many...
View ArticleClik here to view.
Encounter Test: write a pin assigment file
Hi all,I'm a novice with Encounter Test and I need some help to write the pin assigment file. My design has the folowing inputs an outputs:- si (scan in)- se (shift enable for test mode)- tm (tm=1 :...
View Article