Clik here to view.
converting verilog to SPICE netlist
i want to test iscas benchmark circuits i have verilog file for that how to convert to spice netlist
View ArticleClik here to view.
verifyGeometry violations, Encounter 11
I'm having a strange issue with verifyGeometry in Encounter 11. After routing my design, my tcl script runs 'verifyGeometry' before saving the design (.enc) . 'verifyGeometry' reports that there are...
View ArticleClik here to view.
verifyconnectivity
After doing the verify connectivity, I am getting the error "dangling wires" . Please guide me how to solve the problem
View ArticleClik here to view.
route follow pins inside a block ring.
I have a softblock in my design. I want 1) create a block ring for the block "A" and the core ring for other modules skipping the blobk "A". I tried to do this by creating a fence, but encounter don't...
View ArticleClik here to view.
Short between IO filler blockage and IO pad pin
Hi,In our design we have IO fillers with blockage for the IO ring power & ground stripes, and IO pads with pins for the same busses. When placing fillers between the IO cells, we see short...
View ArticleClik here to view.
Fixing Transition violations
1. I was trying to fix transition violation using -drv, for a design with fences and guides. But I was in wain. Once I removed them and recreated the encounter database with DEF, and V. The encounter...
View ArticleClik here to view.
Encounter final layout export to Cadence Virtuoso
Hello,I am now starting to read and going through the process of digital flow.What is the best way to export the final routed and placed design in encounter to Cadence Virtuoso environment for the...
View ArticleClik here to view.
usage of standard cell libraries in Encounter
Hello,I have already followed successfully some manual which basically talks about how to import the Verilog design which references the standard cell primitives contained in the LEF file. So I import...
View ArticleClik here to view.
Ports mismatch
Hi , I am running LVS, I have assigned ports in the desing but still in LVS report layout has 0 ports. I am working on Encounter10.13 dv_obj_count -transformed_nets {132639 59910} -transformed_inst...
View ArticleClik here to view.
ETS Flow CCS versus NLDM models
Hello All, We have been using NLDM models for a long time now.Our ETS Flow tuned with NLDM models, closely compares with third party sign-off tool and the timing difference most of the times is within...
View ArticleClik here to view.
PnR tips, macros placement
Hi ! I'm new to floorplanning, and PnR in industry level. Can someone please help me with some tips from your experience, and where to find useful examples for macros placement, some kind of...
View ArticleClik here to view.
Classification of nets in DEF
Can anyone help me understand why there are classifications of NETS, PINS, and SPECIALNETS in DEF?I am looking at the Cadence 13.14 EDI LEF/DEF Language Reference manual - version 5.8, March 2013.It...
View ArticleClik here to view.
Is post CTS optdesign command optimizes clock path.
optdesign -postcts .Is the above command optimizes clok path.I am not using useful skew in setoptmode. According to my understanding it only optimizes datapath not clockpath.If we set setoptmode...
View ArticleClik here to view.
How to optimize level shifter and isolation instances marked dont touch in...
Hi All, I am implementing a Low-power design with Power switches and Isolation cells. I have a CPF file that I commit and I can see that isolation cells and level shifters are inserted into the design...
View ArticleClik here to view.
Virtuoso 6.1.5 to encounter
Hi All, I have implemented a digital block in transistor level using virtuoso 6.1.5 . I want to do the IO placement for it. The IO library that I had has the following files in...
View ArticleClik here to view.
Virtuoso 6.1.5 to encounter
Hi All, I have implemented a digital block in transistor level using virtuoso 6.1.5 . I want to do the IO placement for it. The IO library that I had has the following files in...
View ArticleClik here to view.
Clock Tree Synthesis - Not able to add clock buffers
Hi all, I'm running a script that was given to me for clock tree synthesis, but no buffers are being inserted in my clock tree. I only have 240 sinks (flip-flops) and one clock input pin in my design....
View ArticleClik here to view.
UltraSim simulation issue for Power-up Rush Current Analysis with Power...
Hi All, I'm trying to run a rush current Analysis for a power-gated design I am implementing. I've been going through the Encounter and EPS manual to set the analysis up properly and I don't think I'm...
View ArticleClik here to view.
TI, Ultralibrarian, Orcad 10.5 and Pspice
Hi everybody,I want to simulate the IC : SN74CBT3125C dowloaded from : http://www.ti.com/product/sn74cbt3125 I downloaded the bxl file, used the ultra librarian to get the edif file for Orcad, and now...
View ArticleClik here to view.
IO boundary for rectilinear floorplan
So I have a DEF file which when loaded gives a rectilinear core shape. But when I specify the core to IO boundary spacing, the core reshapes into the default square shape. How can this be prevented...
View Article