Clik here to view.
Tech Lef missing SITE statements ?
Hi there,we are usige SoC Encounter 13.13 with stm28lp Designkit. When we try to start floorplanning using: floorPlan -site CORE -r 1 "$Utilisation" "$RING_WIDTH" "$RING_WIDTH" "$RING_WIDTH"...
View ArticleClik here to view.
samenet spacing violations
After routing using the NanoRoute - when I run a verifyGeometry I get some samenet spacing violations - all on VIAs. When I run verifyGeometry with -allowDiffCellViols, all these violations are...
View ArticleClik here to view.
report_timing -max_paths regarding
Hai friends I am confused why this command report_timing -max_paths 10 is reporting only 5 different paths each path repeated two times Anybody has already known this reason please help...
View ArticleClik here to view.
Encounter to Virtuoso
Hi all, It is my first time on this forum so please may apologize my lack of knowledge in some matter.I'll put my problem in context:We are designing a mixed-signal project in technology tsmc65nm. I...
View ArticleClik here to view.
set_multicycle_path regarding
Hai friends i have doubt whether can i set a multicycle path of setup value 0 set_multicycle_path -setup 0 -from xxx -to yyyy -end will i be able to meet setup and hold for this path if setup is...
View ArticleClik here to view.
Connect core ring and Power pads
Hi everyone, I can't connect the power pads to the core ring. I tried with different power pads, core ring width and pad cells. Every time I use special route the encounter display this warning:...
View ArticleClik here to view.
Problem while loading abstract view in Encounter 11.13
Hai,I converted the virtuoso layout design in abstract view and loaded it in encounter. It shows error as below.**ERROR: (ENCOAX-1295): The openAccess design referred by the lib/cell/view -...
View ArticleClik here to view.
How to skip ERROR in cadence encounter13.2
Hi All,When i am source eco file i am getting ERROR.so its stop due to ERROR occur.so is there any command available in encounter so we can skipp ERROR and run full file without stop anywhere??means...
View ArticleClik here to view.
Query instance row by row
Hi, I am working with Encounter. Due to a special requirement, I attempted to query each instance row by row (from left to right) but without success. I've looked through the forum and still cannot...
View ArticleClik here to view.
Encounter different row sizes (is it possible?)
Hello, I have three (3) kind of cells: 1. the ones that are placed at the bottom of the design2. the ones placed in the middle3. and the ones placed at top. These three kind of cells have different...
View ArticleClik here to view.
Pipeline timing analysis
How to report overall timing through a complete pipeline, start to finish, to determine if the any stages can be removed.i.e. -from start_ff -through pl1ff -through pl2ff -through pl3ff -through pl4ff...
View ArticleClik here to view.
Max Transition Violations in CTS report
Hi,I use Automatic gated CTS, and it is recommended by my foundry to set maxsinktran and maxbuftran to 2ns. Also I've found that the required maxtran is 4ns by my library. After running CTS, there are...
View ArticleClik here to view.
PEX extraction of a post place and route block
Hi all, Due to some special reason, I want to use calibre for extracting a small digital block which was placed and routed by Encounter. The flow I did as below: 1. Implementing the digital block as...
View ArticleClik here to view.
Inputs without external driver/transition
Here is how I defined constraints for example for my inputs: # set input ports transition slew ratesset_input_transition -rise -min 0.5...
View ArticleClik here to view.
get_property when hold is negative
'get_property' command does not report the hold value of a timing path when it is negative. It gives NA. How to obtain the hold value?
View ArticleClik here to view.
Encounter Export to Virtuoso (GDS/DEF or OA?)
Hello, I have successfully implemented some small design with RTL Compiler, after thatused the Encounter to produce the layout from synthesiz Verilog file. Then I did Geometry and Connectivity checks,...
View ArticleClik here to view.
Metal polygons get spoiled during LEF import
When I import the layout/abstract views from technology LEF files in Virtuoso into my library, I open those layout/abstract views and I see that nice diagonal metal lines get some added squares on top...
View ArticleClik here to view.
Incorrect metal layer for pins after Encounter GDS Export
After I export the GDS in Encounter, and then import it to Virtuoso, I see all metal/other layers represented correctly.But the metal layers for pin areas around design are not having a proper Drawing...
View ArticleClik here to view.
Encounter final layout export to Cadence Virtuoso
Hello,I am now starting to read and going through the process of digital flow.What is the best way to export the final routed and placed design in encounter to Cadence Virtuoso environment for the...
View ArticleClik here to view.
command to find the maximum and minimum drivestrength of a particular std cell
Hai,Currently I'm writing a tcl script to fix max transition violation. In this script,I used the ecoChangeCell command to upsize and downsize the cells.I am facing a problem in this script. If I run...
View Article