Clik here to view.
Encounter to Virtuoso
Hi all, It is my first time on this forum so please may apologize my lack of knowledge in some matter.I'll put my problem in context:We are designing a mixed-signal project in technology tsmc65nm. I...
View ArticleClik here to view.
Difference between net and hNets in db commands
Hi,A) What is the difference between the below two statements 1. set a1 [dbGet top.nets.name]2. set a2 [dbGet top.hInst.hnets.name] B) Both 3 and 4 statements priniting the same name (RVXG1), which is...
View ArticleClik here to view.
Multi point CTS implementation
I have a netlist and def with single clock port clk.I want to implement multi point cts with 4 clocks(clk1,clk2,clk3,clk4).They are equilent to clock port clk.What are the flow steps in encounter to...
View ArticleClik here to view.
LVS Issue with power
I have got one issue in LVS In my design i have preplaced cell named PowerClamp 4 in number, each cell has different instance name, it has common pin name "VDDESD" "VSSESD" pin "VDDESD" connect to...
View ArticleClik here to view.
uni-directional routing with EDI
Hi all, I am wondering how to force EDI router to strictly use the uni-directional routing only? Although the routing directions are already defined in the LEF file, the router still create jogs,...
View ArticleClik here to view.
error in qrc tech file
Hi All ,when I am running qrc in stand alone mode , I am seeing following error ERROR (EXTSNZTECH-104) : The technology file defines layer active but does not specify theresistance of that layer.As...
View ArticleClik here to view.
EndOfLine Violations
Hi, I am working with a set of standard cells that I created myself and am in the process of testing them. When I run verifyGeometry I get EndOf Line violations. A sample is pasted below:EndOfLine:...
View ArticleClik here to view.
trialRoute, error adjacent routing layers with same direction
Hi there,i am using Encounter 13.1 and a STM 28FDSOI kit. Floorplanning and prePlace of the design run smoothly but when I try a timeDesign, trialrout exits with the following error:**ERROR:...
View ArticleClik here to view.
clockRouting, selectNet -allDefClock cannot find any clock
Hi there, as the subject says, selectNet -allDefClocis not able to find any clock nets: " **WARN: (ENCSYC-1188): Cannot select clock net - could not find it." Although, I ran CTS in advance:...
View ArticleClik here to view.
Encounter cannot find a valid clock net / Timing library is not loaded
In SoC encounter 11.0, after I execute the following command: createClockTreeSpec -output ../CTS/${DESIGN_NAME}_spec.cts \ -bufferList BUFX2 BUFX4 INVX1 INVX2 INVX4 INVX8 It gives me the following...
View ArticleClik here to view.
How to skip ERROR in cadence encounter13.2
Hi All,When i am source eco file i am getting ERROR.so its stop due to ERROR occur.so is there any command available in encounter so we can skipp ERROR and run full file without stop anywhere??means...
View ArticleClik here to view.
verifyconnectivity
After doing the verify connectivity, I am getting the error "dangling wires" . Please guide me how to solve the problem
View ArticleClik here to view.
rc extraction in encounter
Hi, I'm using encounter for a tape-out. I want to use QRC for higher accuracy. However, I think I need to tell the tool where the executable for QRC is. How do I do that? Modifying PATH variable didn't...
View ArticleClik here to view.
How to detect the clock glitch ?
Hi,All Now , there are two clock signal in the design, the two clocks and select signal are synchronous, but the phase between them is uncertain, then use the selecting signal 'SEL' to switch the two...
View ArticleClik here to view.
Algorithm used for implementation of Division
HiWhat is the default algorithm used for hardware implementation of division operation when synthesised using RC Compiler. Like the code below beginquot[n:0] = divd/dvsr;remi = divd%dvsr;end Thanks in...
View ArticleClik here to view.
Manual CTS report
Hi everyone,I am currently doing a project mainly focus on clock tree synthesis in Cadence Soc Encounter. As I need to study different topology of clock trees, I am using the manual mode CTS. What I...
View ArticleClik here to view.
Clik here to view.
Printing common elements between 2 collections
Hi, Is there a quick way to print all the common elements between 2 collections. Right now I am doing to usual loop method of comparison. Please let me know if there is an easier/faster way. Regards,
View ArticleClik here to view.
Syntax V93 VHDL
Hi there, I am building an ip, i tested it on Xilinx FPGA is seems works now i m testing it on virtuoso cadence and give me this 2 errors, someone can help please 1)...
View ArticleClik here to view.
Encounter Library Characterizer gate recognition fails
Dear all,I'm having a problem with the Encounter Library Characterizer tool in the ETS Suite.I'm trying to characterize standard cells, however, I'm having a problem that keeps returning at a lot of...
View Article