Clik here to view.
LVS verification for gds file from Cadence SOC Encounter
Hi,How to verify the LVS for gds file from Cadence SE. I have used 65nm STM standard cells for generating netlist file for layout and schematic design. i am getting mismatch erros in Calibre LVS...
View ArticleClik here to view.
external_driver_input_slew VS set_input_transition
Arent those two commands doing almost the same thing for RC compiler?
View ArticleClik here to view.
EDI -> Empty Modules
Hello, First run through EDI 12.00 and I'm having a few teething problems.Successfully synthesised the RTL to verilog netlist but when I import the design I'm getting the following warnings (all...
View ArticleClik here to view.
CTS for design with multiple power domains
Hi, I have a power gated domain that I'm trying to implement that I'm having trouble with CTS.I have 2 power domains : base_domain(always on) and gated_domain(power-gated).Both domains have multiple...
View ArticleClik here to view.
Blockage of Cell Error
I did connect global power nets to all pins. Then did sroute. Then added the standard cells. And the geometry check gives me this errors, thousands of them:Blockage of Cell...
View ArticleClik here to view.
Need to trace a path from a port to all the memory_instance it is connected
HI All,Have a query on First Encounter tool.I have a port(abc) which is connected to all the memory_pin(abc) in the design through aob'sI need to trace the connectivity and dump_out the complete path...
View ArticleClik here to view.
set_max_delay attribute
Hi All, Thanks for your time.I have some set_max_delay settings on input and output ports.I would like to query them in ETS. Is there a way to query them.Ex:- I have a collection of in2reg paths and...
View ArticleClik here to view.
gds to def
Hi All, Is there any way/tool to extract info from gds to .def file. Regardssuraj
View ArticleClik here to view.
Cadence SOC Encounter 7.1 and 8.1 - keyboard not working
My SOC installation does not respond to any commands from keyboard (looks like keyboard do not exist)So i run in severe problems because can not edit synthesis scripts etc. All other software,...
View ArticleClik here to view.
How to design CHIPEDGE using encounter
Hi, All,We try to fabricate our chip with MOSIS and submit our design. But there is an error during DRC ERROR: no CHIPEDGE seen.We ask help for MOSIS technical support and they say:"CHIPEDGE is...
View ArticleClik here to view.
How to setup C4 Flip Chip Pads/Bumps in Encounter
We are packaging our chip with a flip-chip package (and c4 flip chip bonds). We don't have any CLASS BUMP files all we have is CLASS PAD AREAIO for the LVDS drivers and regular drivers. We have...
View ArticleClik here to view.
Multiple MinArea, No-Grid and Spacing Errors
Using Encounter 13.2Defined .capTbl, .tch, .lef files, defined timing and other settings in viewdefinition. Got the design placed and routed. Once I start checking the design with verifyGeometry I see...
View ArticleClik here to view.
Cadence ELC not recognising SPECTRE format
Halo, I am using ELC to characterise a new standard cell library. I am using a SPECTRE .scs model file, but it seems that ELC is not recognising this file format correctly, as it complains about...
View ArticleClik here to view.
Problem with ELC tool
I use ELC to characterize a standard cell library. I used SPECTRE simulator with TSMC model (target to Spectre). When I run ELC, there is a error message that apprears when db_spice command is run...
View ArticleClik here to view.
ELC do not recognizing spectre format model file well
Hi, allI am doing std cell characterazation using ELC. And I use a model file from TSMC, it defines multiple sections for different processes and corner. At each section, it defines many parameters...
View ArticleClik here to view.
Simulation of amplification circuit using ORCAD
Hi.I'm not sure if this is the correct forum. In case its not, please direct me to the direct one.Problem: I'm trying to simulate the amplication circuit in ORCAD using a AC power source and LM 566.I'm...
View ArticleClik here to view.
Question regarding a SITE definition
Are SITE DEFINITIONS something what designer must re-write for every cell?Or it is something what I am supposed to receive from the foundry with the LEF file?How does it usually work out? thanks.
View ArticleClik here to view.
Connecting PMOS body to ground
Hi,I am using a kit which allows connecting PMOS body to ground. But once I am trying to connect them by globalNetConnect it generates short circuit error. Is there a way I can do that. Thanks
View ArticleClik here to view.
Mulitple AutoCTSRootPin - how CTS engine works
Hi I need a clarification for the below issue. I have a 550k+ sinks for clk_sys. To get, better skew & insertion delay values. I found out the clock gating cells & mentioned those output as...
View ArticleClik here to view.
TSMC 65nm GDS Import Problem
Hi there,I am using TSMC 65nm GP Standard Cell library in my design. After I finish P&R using encounter and export GDSII file, I am trying to import it to Virtuoso in order to have DRC/LVS using...
View Article