Clik here to view.
delay between 2 signals
Hello, i am beginner rtl compiler user. I have a question about synthesis with rtl compiler.For example, i have 2 signals sig1 and sig2. In verilog code:assign #10 sig2=sig1;Can I to synthesis some...
View ArticleClik here to view.
Missing VDD and VSS Connections in SoC Encounter Layout
I am trying to generate a layout using SoC Encounter. After importing all required files and going through process, I couldn't see the VDD and VSS are connected. They are left unconnected in the...
View ArticleClik here to view.
Gate array
Where can I find a template for gate array style layout using Encounter? Any pointer/hint/help is appreciated. Pardon me if this is not a proper forum. Thanks.
View ArticleClik here to view.
Spacing several instances of one standard cell using implant spacing rule
Well this is my very first post here so first of all good afternoon!Here is my problem :I'm using Encounter to place and route an IP in which i want to space somes instances of the same standard cell...
View ArticleClik here to view.
Timing constraine problem in synthesis
i had design a divider and a up/down counter for a section of my project.Input frequency of clock is 50mhz and it is divided by 50(1mhzclock) to clock up/down counter.but after synthesis their exist a...
View ArticleClik here to view.
K-i-t-c-h-e-n- ---Units Nottingham
K-i-t-c-h-e-n- -U-nits Nottingham. Thirty Ex Display K-i-t-c-h-e-n-s- -To Clear. w-w-w-.-e-x-d-i-s-p-l-a-y-k-i-t-c-h-e-n-s-1-.-c-o-.-u-k- -£- 595 Each with appliances.
View ArticleClik here to view.
Connecting Global power to Pins of instances
Sometimes I noticed when you do operation of connecting global power to pins of instances and then do Check operation it says that power is not connected to some instances. I am curious is it something...
View ArticleClik here to view.
SOC Encounter producing functionality error
Hi all, I've ran into a particularly a troublesome error while running SOC Encounter. I'm currently implementing a design starting from behavioral verilog, synthesizing using Design Compilerand then...
View ArticleClik here to view.
postRoute in EDI13.2
Hello All,I am trying update the script for DEI13.2, and have some issue while doing postRoute optimization. The old script line is as following: optDesign -postRouteThe following error shows up in the...
View ArticleClik here to view.
[Help] Warnings about metal layers in .map file
Hello All,I need your suggestions the warnings I got in the report after P&R with Encounter. The warning information is as following:Parse map file... **WARN: (ENCOGDS-399): Only 2 layer(s) (M2...
View ArticleClik here to view.
WARNING(SPMHNI-184): Device library warning detected.
Hi, I encountered below error, how should this be solved?#1 WARNING(SPMHNI-184): Device library warning detected. WARNING(SPMHNI-198): Problems with device 'PIC16F1829-SOIC20,MICROCHIP TEA'....
View ArticleClik here to view.
why my ELC internal power result so large???
Hi, allI am characterizing a std library using encounter library characterizer, after the result comes out, the timing is almost the same with my reference lib, however, the internal power is much...
View ArticleClik here to view.
Can someone help me figure out where does power analysis of Cadence Encounter...
Hi all, New to this area, I have two questions that need your help. 1st, when I get the power analysis from Cadence Encounter RTL Compiler, It automatically shows Leakage, Internal, Net and Switching...
View ArticleClik here to view.
Via array is missing when importing DEF into Virtuoso
Hi,I am doing some digital design now. After finishing PnR with Encounter, I exported a DEF file. But when I import this DEF file into Virtuoso, the via array is mssing. Only the VIA ARRAY which is on...
View ArticleClik here to view.
[Q] Edit Rules for SoC Encounter Stream-out Layer Map
Hi all,I need some details about how to modify the stream out layer map file generated by Encounter according to technology mapping file. (i.e. which layer stream number/datatype to use, which layer...
View ArticleClik here to view.
how to add a global net
Hi,I have a requirement add dummy power net which has to conected to macro pins.with "addNet -physical only " I could able to create the net. But it is not created as global net.When I do a...
View ArticleClik here to view.
Tool is hanging while capacitance extraction in QRC 13.10.302 version
Hi, When we are trying to do parasitic extraction with the QRC 13.10.302 version, tool is getting hanged at capacitance extraction stage & not going to the output generation stage. We have...
View ArticleClik here to view.
ostrich comparision issue
Can someone tell me what exactly it meant by "NF GOLDEN" I got this as comment when i tried to generate the difference in XCAP between to spefs (the difference here shows as 999 and 99.99%)...
View ArticleClik here to view.
Regarding Domain crossing Net optmisation
Hi All , Can any one give solution for the following issue , There are three power domains in my block , while doing optimisation the domain crossing nets (clock and signal) are not optimising.I am...
View ArticleClik here to view.
Using RTL compiler PLE with DEF flow
I would like to adapt DEF flow with RTL compiler PLE. Is there any user guide or manual I can reference with? And should I get a detailed DEF from backend or I can just take a rough DEF (only...
View Article