delay between 2 signals

Hello, i am beginner rtl compiler user. I have a question about synthesis with rtl compiler.

For example, i have 2 signals sig1 and sig2. In verilog code:

assign #10 sig2=sig1;

Can I to synthesis some delay between 2 signals by rtl compiler commands such 'path_delay' or others?