Hi All
Can anyone tell me the way to find out the intrinsic delay of a standard cell (ie. the pure cell delay with no ouput load or inp. tran), in EDI??
Thanks In Advance!
↧
Channel:
Cadence Digital Implementation Forum
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Cadence Digital Implementation Forum
- Channel Number: 3711421
- Language: English
- Registered On: July 11, 2012, 9:57 pm
- Number of Articles: 1454
- Latest Snapshot: April 28, 2025, 5:11 pm
- RSS URL: http://feeds.feedburner.com/cadence/community/forums/29
- Publisher: https://community.cadence.com/cadence_technology_forums/f/digital-implementation
- Description:
- Catalog: //kithlessness4.rssing.com/catalog.php?indx=3711421
© 2025 //www.rssing.com