Clik here to view.
Verilog netlist import not creating a schematic view for some modules.
I'm having trouble importing with my own standard cell library. I've synthesized a simple Verilog design into a netlist with RTL Compiler and am importing it into Virtuoso for LVS with a P&Red...
View ArticleClik here to view.
Max Tran and max cap violations on tristate nets
Hello experts,my problem is that optDesign doesn't upsize tristate-buffers during DRV fixing and therefore ends with quite a number of tran time and max cap violations on the nets connected to their...
View ArticleClik here to view.
BUFFER/INVERTER COUNT AFTER CTS
Hello FolksCan anyone kindly tell me the command to dump out the number of buffers and inverters separately after CTS in EDI???Thanks In Advance
View ArticleClik here to view.
ELC failure during simulate stage with status 25600
Hi,I am using ELC to characterize a few gates. During simulate phase of the db_spice command I get a failure with status 25600. In the .lis file present in the encounterlc.work directory there are no...
View ArticleClik here to view.
Unconstrained flops
hi all,I am new to encounter please help on thisHow to check unconstrained flops in a mmmc design regards,Prem
View ArticleClik here to view.
Routing Blockage in Lef file
Hi All,I am giving routing blockage in some area for routing guide. I want to dump out "routing blockage" related information also in Lef file.Can anybody please tell me how to do that?I am using below...
View ArticleClik here to view.
justification for Warnings :SETUP HIGH VIOLATION,SETUP LOW VIOLATION ,SETUP X...
Hi All,I am getting the Following Warnings in the logs for the test runs.Can anyone please provide justification of these warnings as to why they occur and justification for same? SETUP HIGH...
View ArticleClik here to view.
MACRO TO MACRO CHANNEL
Hello FolksI'am floorplanning a design where in I have these two macros communicating to each other and both are also talking to the std cell logic in the core,I want to know how much of channel...
View ArticleClik here to view.
Clock definition in sdc file
Hello,In my design I need to distribute the clock signal to 32 different external blocks with minimun delay and skew respect to the clock input source. So in my vhdl I...
View ArticleClik here to view.
looking for documents relating to noise analysis in EDI
Hello,Could you point me to documents that describe how to set correctly EDI (13.1 and 14.1) in order to analyze/report xtalk noise. I had a look to the forums/blogs/help but didn't find clear...
View ArticleClik here to view.
Find net name in Encounter with dbGeet
HI,Iim trying to use dbGet command to find and select the net connected to one terminal of an instance, for example the net connected to port A of instance U1 ( U1/A ). Please anybody knows how tu use...
View ArticleClik here to view.
Clock Mesh specification in Encounter: analysis specification
Hi,I'm doing a design using a clock mesh, and I would like to do spice extraction for back annotation in Encounter. In my clock mesh spec file I have the library defined like this: Analysis...
View ArticleClik here to view.
Endpoint margins
Hi,Can we apply endpoint margins to a given set of pins for Encounter to work a bit more harder on them?Interested in hold margins at the moment. But this would be useful with setup as well.I would...
View ArticleClik here to view.
Extraction Tech File and LEF-Tech Map file for power grid libray
What are Extraction Tech File and LEF-Tech Map file used for generating power grid library in Encounter Power System? Can I generate these files manually? Can anybody please provide sample Extraction...
View ArticleClik here to view.
Intrinsic Delay
Hi AllCan anyone tell me the way to find out the intrinsic delay of a standard cell (ie. the pure cell delay with no ouput load or inp. tran), in EDI??Thanks In Advance!
View ArticleClik here to view.
Error in early rail analysis in Cadence EPS
I am trying to do the early rail analysis of a design in Encounter Power System tool. I imported the placement completed design, generated the power grid library and set the rail analysis mode to be...
View ArticleClik here to view.
Analyse the encounter timing Report
Hi All, I generated the timing report of my design using timeDesign command before doing CTS and after BTS.And I see many terms like Instance , Cell , Delay, Arrival time, and slew load etc.I...
View ArticleClik here to view.
CCOpt-CTS
Hi AllI'm using ccopt for building my clock tree, in which I have to assign the NDRs separately to three types of clock nets, clock top , clock trunk and clock leaf. Can anyone kindly explain what each...
View ArticleClik here to view.
Asynchronous circuit design
Hello experts,I need your help in this, though it may sound basic:I'm designing a simple asynchronous circuit by building two 4*1 Multiplexers followed by a 2*1 MUX with enable signal.I need to sense...
View ArticleClik here to view.
CCOpt-CTS
Hi AllI'm using to ccopt to build the clock tree. During one of its intermediate optimization steps it prints the following:-Window Outage Statistics {Sinks: 50709; Under-delay Violations: 7702 {Worst:...
View Article