Clik here to view.
vsdlss Error in Encounter Power System
While doing rail analysis of a design, I got an error like this:Beginning a steady-state analysis of the circuit.Loading current source data file: .//VDD_25C_avg_6/VDD.tap Total current loaded =...
View ArticleClik here to view.
what are power file and power net pad file?
What is a Power file (.pti file), Power Net Pad File (.pp file) and how can I generate these files?
View ArticleClik here to view.
Hold violation fixing
Hi, Can you tell me why we fix hold violations post CTS and setup violations pre CTS? In Encounter, even the option for hold violation fix in pre-CTS optimization is disabled.
View ArticleClik here to view.
various Capacitance definition in RTL library
Hi,I have been looking in RTL compiler library ( 45 nm NANGATEOPENCELL library) in which, I came across 2 different values for the input capacitance for a input pin of a particular cell, namely...
View ArticleClik here to view.
Test bench specific power estimation using Cadence Encounter tool
I have written a verilog code for a circuit (test.v) and a testbench (testd_tb.v).I use these commands for generating the power using cadence encounter RTL compiler. I have made 3 folders....
View ArticleClik here to view.
Tempus command
Hello!I am new to Tempus. I was trying to report slack histogram using "report_slack_histogram" command. However, it shows all the path groups (i,e I2C, C2O, C2C). I need only C2C. How can I generate...
View ArticleClik here to view.
Encounter DRC errors
HiI am getting many DRC violations which tell that overlap and short in Encounter.I think it is because of the area .. so that it is overlapping .. Is that right?And why these violations are coming...
View ArticleClik here to view.
simple Look-up table design in cadence
Hi,I have to design a small simple look-up (for homework ) table with Word length 8-bit and there are 4 words,How to make circuit in cadence in MOSFET level (for smaller area, without using FPGA) so...
View ArticleClik here to view.
PG ports in the original VHDL IP duplicated by VSS_0, VDD_0
Hello,When running Encounter PnR on VHDL design, which includes declaration and hierarchical connections of the PG ports VSS and VDD, it creates an extra set of ports VSS_0 and VDD_0 in addition to...
View ArticleClik here to view.
Warning message during Clock Tree Synthesis
I am new to EDI system. When I try to do CTS, I get a warning message like this. Can anybody please explain what this warning is?**WARN: (ENCCK-157): Cell SC42CKBUFBCLXH1 is set as dont_touch in the...
View ArticleClik here to view.
Custom block in core area -- power routing
I have a custom LEF that I am trying to integrate into the standard cell core area. My macro lines up with the power tracks on the top/bottom and edges, but not internally.If I define my macro as CLASS...
View ArticleClik here to view.
CCS models usage in EDI
Hello all,Up to I was using standard NLDM lib models.I use now CCS models in EDI.Are there special settings to be done to force EDI to use the new CCS data present in the .lib? Is there a command that...
View ArticleClik here to view.
Specifying a new vertical cell pitch in EDI
Hello,Is there a way to change the (vertical, in this case) cell pitch being used in Encounter? I need to increase the width of the pwr/gnd rails and was hoping to just increase the pitch of the...
View ArticleClik here to view.
Cadence Encounter detects but does not fix the setup time violations when a...
Hi all,I am experiencing a small problem where Encounter detects setup violation but doesn't attempt to fix it. Following is the brief description of my problem reproduced on a very simple circuit. For...
View ArticleClik here to view.
How to write sdc for pre/post CTS ?
I want to set different clock uncertainity values in the same sdc file for both pre and post CTS modes. Can I do that ? The following sdc didn't work. How to do that ?if {[getAnalysisMode...
View ArticleClik here to view.
DRC errors in Encounter using custom std cell library
Hello,I have tried a simple place&route with encounter without any timing optimizations.I simply placed the cells.I am using a custom std cell library in which the cells are very dense and there...
View ArticleClik here to view.
Hotels Jepara Indonesia
Hotels and Furniture manufacturers in Jepara find your list at w w w . h o t e l j e p a r a . c o m
View ArticleClik here to view.
How do DRC violations occur even if we give lef files as design rules?
In digital physical design, how do DRC violations occur even if we give lef files as design rules? In other words, why do the geometry violations like minimum spacing violations occur even though the...
View ArticleClik here to view.
supporting tech files (ext132) by encounter (edi101)
Hello, I modelled my tech files (includes variability modelling) using ext132 to support the syntax. Down the pipe when I try to use encounter to route my design and perform timing extraction, I run...
View ArticleClik here to view.
Encounter CTE is not tracing the clock
I am getting the following ERROR, WARNING while doing the createClockTreeSpec**WARN: (ENCCK-3179):Clock ldpc_core_clk does not have any sync pin based on clock tree spec file and CTS tracing algorithm....
View Article