Clik here to view.
Grouping in cadence encounter
HiWhile timing analysis.. I want to group some pins near.. How can i do that in encounter.?Is there any command? Is it same to define path group?And what is meant by cloning and pipelining.. ? I need...
View ArticleClik here to view.
encounter SEGV internal error (with optDesign -postRoute)
Hello *,I am trying to debug an encounter SEGV internal error - termination issue with optDesign -postRoute (using the post Route engine-works fine with other engines) Â I have attached part of the log...
View ArticleClik here to view.
Does optDesign "-postRoute" the only engine which uses the tech files?
I was wondering in the OptDesign Command in Cadence, does optDesign -postRoute " the only engine which uses the tech files? What do other engines like Preroute, PostCTS use? The capTbl?
View ArticleClik here to view.
Encounter problem -- preCTS optimization. ( Channel of slave 0 does not exist).
I was running some pre clock tree synthesis optimizations on my decoder design. I get the following error : ( verbose ) **WARN: (PRL-38):Â Â Â Slave id 0 did not come up within the specified timeout...
View ArticleClik here to view.
About the version of ELC and the technology
Hi all,I am working on the timing characterization of standard cells on an SOI process. The tool I am using is Cadence Encounter Library Characterizer (ELC) version v11.12-s002_1. However, the SPICE...
View ArticleClik here to view.
Power Stripes and Rings
Hi,Why do we need power stripes and rings? If design is small then can I skip any of these steps. Lets say that my design was showing violations and when I removed stripes then it worked fine? My...
View ArticleClik here to view.
Sensitivity file in encounter - how to load the techfile.sens during extraction
Hello,I am trying to do sensitivity extraction in Cadence, and I was wondering how to feed the techfile.sens file into encounter ? I have the tech file as well, but not sure how to load the sens...
View ArticleClik here to view.
Licence error with Cadence edi111 :: with init_Design
Hii just migrated to edi10.1+versionsAnd I seem to be having some license issues to use init_design. The following is my error message, could some one help me out please?**ERROR: (ENCLIC-90):Â Â This...
View ArticleClik here to view.
Layout lEF & gate timing Question
First Hey All I have done a design in it's schematic and layout and get the area and write lef file to presented to Synthesis tool to integrate with encounter layout , My question is about the timing...
View ArticleClik here to view.
QRC Extraction issue
Hello colleagues,I am trying to do an SSTA Timing extraction by encounter using tech files generated by ext132 .So I perform "setExtractRCmode -effortLevel signoff -engine postRoute"and I have the...
View ArticleClik here to view.
Incisive HDL analysis (HAL) critical error
Hi I am a student at University of Michigan. I have the following errors when I am using HAL to do lint checks.Anyone has an idea what's going on here? Thankshalstruct [0x51ba80]halstruct...
View ArticleClik here to view.
spare, freed, and gate array cell insertion in pre-ECO flow
Hi everyone,during the implementation of my flow, I take a look to the advanced features of the digital flow. Thus, I saw the ECO flow and started to understand how to handle it, purely in anticipation...
View ArticleClik here to view.
GAFillerCells site
Hi all,I red in a Cadence application note from November 2014, that "GACells is GACORE site based filler insertion while GAFillerCells is CORE site based filler insertion".However, in my LEF file it is...
View ArticleClik here to view.
Killing a running command!
Hi FolksAre there any set of keys available to kill a running/ongoing command without exiting EDI??Thanks in Advance!J.K.
View ArticleClik here to view.
Tran On Clock!
Hi Folks!I'm seeing huge numbers of tran violations on the clock nets in my design. Can anyone kindly explain as how to approach this problem?.. How do I fix these?... Is the problem with CTS not...
View ArticleClik here to view.
6T Bitcell characterization using Encounter Library Characterizer
Hi everyone.I'm trying to characterize a 6T sram bit cell using Encounter Library Characterizer but unfortunately I can't generate a verilog of this cell. The alf2veri routing reports the following...
View ArticleClik here to view.
Logic ECO
For logic ECO during physical implementation phase, can EDI handle a new netlist which is synthesized by another vendor's tool (ie DesignCompiler) as an input ? In this case, a placed/routed netlist...
View ArticleClik here to view.
QRC Extraction issue for certain def file (7.7)
Hi colleagues,When I was extracting spef file from def file following Error message occur.INFO (EXTHPY-103) : Extracting capacitance values.WARNING (EXTSNZ-133) : Failed in cap stage: 1/0ERROR : Run...
View ArticleClik here to view.
How to use specified cells for hold violation fix in Encounter?
Hi everyone,I am wondering how to use some specified buf/inv cells for hold time fix in Encounter? For example, some delay cells may be preferred. Can anyone tell me the related command?Another...
View ArticleClik here to view.
How to integrate QRC extraction into P&R in Encounter
Hi everyone,I am now doing P&R in Encounter and would like to add QRC extraction into this flow. I checked the Encounter flow and used the following command to do this job.setQRCTechfile...
View Article