Layout lEF & gate timing Question

First Hey All

I have done a design in it's schematic and layout and get the area and write lef file to presented to Synthesis tool  to integrate with encounter layout , My question is about the timing of this design how to present time to dc compiler and encounter to make STA analysis to this new lef file

Second

how to make post place and route simulation ??

Thanks