Quantcast
Channel: Cadence Digital Implementation Forum
Viewing all articles
Browse latest Browse all 1458

Voltus power analysis

$
0
0

Hi All,

        I have a whole design of test chip which has analog block as a hard macro. While trying to do power analysis of the whole design, I got an error for the included macro.

I think it is because of the input file required. It requires spice subcircuit file. Is this extracted netlist? or some other thing. Please clarify.


And the power pin for which I am going to analyze power is in Macro level only It is not connected to any top level pins. So is it possible to do power analysis for this macro in VOLTUS environment?

If it is possible How can I do this?

Thanks.


Viewing all articles
Browse latest Browse all 1458


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>