Clik here to view.
Constraining input signal in Encounter
I have a serial-to-parallel converter based on a shift register and a bank of flip-flops that latches the data out. I synthesized this in dc_shell and p+r in Encounter. My timing constraint file is...
View ArticleClik here to view.
clock tree synthesis
Hello all,When designing the clock tree for a design in SoC Encounter, can I specify certain clock delays for certain gates ? (for example I need the clock of gate x to rise after 0.2ns from the I/O...
View ArticleClik here to view.
SDF annotate
I synthesized the RTL code in RTL compiler. The SDF file was generated by using the command as write_sdf. Then i simulated the netlist by irun. The sdf annotation gives a warning such as...
View ArticleClik here to view.
Site CORE doesn't exist in the search path
Hello all,I am importing my design from Encounter13 to Virtuoso (IC.5) in order to apply DRC and LVS checks by Calibre. But before 'streaming in' my design, I imported the LEF files. In icfb, when I do...
View ArticleClik here to view.
Cadence RTLCompiler, how to prevent re-synthesis of the same module
Hi ,Say, in my top level verilog netlist i have a decoder module and it instantiates four instances of the same module DECODER. After RTLCompiler has done elaborate and synthesis, they becomes...
View ArticleClik here to view.
How to set different max transition for the different sub modules in design.
hi,i want to use set_max_transition to set transition for my design.but my design hierarchy top_design --> 16 slavecontroller -->syn_decoder, level gen, counternow i want to set max_trans for...
View ArticleClik here to view.
Voltus power analysis
Hi All, I have a whole design of test chip which has analog block as a hard macro. While trying to do power analysis of the whole design, I got an error for the included macro.I think it is...
View ArticleClik here to view.
ERROR: (IMPVL-375) while netlist import into Innovus
Hi,I have sythesized (syn_map) my design with loaded technology (read_physical -lef $lef_list) files in Genus. Now I want to import the design into Innovus to generate a floorplan, but I getERROR:...
View ArticleClik here to view.
Inserting a PIN definition in the SPECIALNETS section instead of the PINS...
Inserting a PIN definition in the SPECIALNETS section instead of the PINS section.Here is a sample syntax that I tried in the SPECIALNETS section, but got nowhere.SPECIALNETS 2 ;...+ LAYER m0 WIDTH 22...
View ArticleClik here to view.
Exclude one clock from clock tree synthesis
Hello all,My digital system uses a multiphase clock. Each phase is defined as a independent clock. I have four phases defined in my .sdc file: CK1 CK2 CK3 and CK4. These 4 phases are generated with a...
View ArticleClik here to view.
Clock tree synthesis (ccopt): where set_clock_latency has been defined?
Hello,for my clock tree synthesis, I use the ccopt flow, and I source the following commands:setCTSMode -engine ccoptcreate_ccopt_clock_tree_spec -file ccopt.specThe .spec file should be based on my...
View ArticleClik here to view.
Genus cannot find ICG cells, although lib file provides one
Hi there, building a digital design with clock gating fails with Cadence Genus 16.12-s027_1 due to the lack of ICG in the provided libs:genus@root:> syn_genericError : Cannot find any usable...
View ArticleClik here to view.
Post CTS analysis without creating clock tree in innovus
Hello,I'm working on a very small block in which I would like to design "clock tree" (a couple of buffers) manually as it is really important for me to maintain symmetry and balance between several...
View ArticleClik here to view.
SOC encounter: short drc error on a particular cell
Hi thereI find 3 short errors after nanoroute. They are always detected on a particular CKBUF cell. One of the error is as following:SHORT: Regular Via of Net a25_simple_alu/FE_OFN343_o__rhs_18_ &...
View ArticleClik here to view.
INNOVUS: turned of during import design
When I try to import synthesis files, (based on tsmc180 echnology) , innovus turned . Error is :ERROR: Cpp Exception catched in CTI.What could be the reason for this and probable solution.Windoes...
View ArticleClik here to view.
Is there any way to convert .tf file into .tch file?
I need *.tch file for creating RC corner in tsmc180 technology file. But they provide me with .tf file ? Is there any way to convert it ? If not, what format of file I should search for which could be...
View ArticleClik here to view.
ELC Output Library Timing Resolution
The time_unit of the output library file (.lib) of ELC is in "ns". How I can change the time unit from "ns" to "ps"?
View ArticleClik here to view.
ELC output library timing resolution
The time_unit of the output library file (.lib) of ELC is in "ns". How I can change the time unit from "ns" to "ps"?
View ArticleClik here to view.
Forcing Encounter to run specific command in specific shell
Hi all,We are using Encounter Foundation Flow to design our digital blocks.It works good so far, but we had some struggles with the foundrys delivered hotcode/tech files.After closing on these, we...
View ArticleClik here to view.
Number of Non Equivalence Points after comparison in LEC Conformal
HiI am comparing a RTL(with old memory IP) vs RTL(28 nm memory IP) using Conformal, after the comparison stage, 128 DFF's are reported non equivalent and reported warning like below mentioned....
View Article