Clik here to view.
POwer routing : Top level Block PG pin routing
Hello,I'm using hierarchical methodology. I did block place and route. I generated lef abstract using : write_lef_abstract ./RESULTS/${DESIGN_NAME}_abstract.lef -stripePin -PGPinLayers {2 8}...
View ArticleClik here to view.
Encounter via placement rules
Good day.I just studdy place and route procedure by Encounter and got a problem.My foundry prohibits to locate via on thin oxide (minimal space 0.1u), but I cannot handle it by Encounter.By IC...
View ArticleClik here to view.
Restrict innovus tool in placing VIABAR
HiI am going through the digital flow using the innovus digital implementation flow.may anyone help me how to restrict the tool not to put VIABAR in its routing stages?BRMANP
View ArticleClik here to view.
Parsing FSDB file in python
Hi,Is there a way to parse the FSDB dump file using python?Thanks,SS
View ArticleClik here to view.
Reporting IO latency during PostCTS stage
Hello All,I am a new user for INNOVUS. while doing the PNR flow, I was trying to update io_latency at postCTS stage.I use the commands to reset propagated clocks first and later update_io_latency...
View ArticleClik here to view.
Cadence Innovus: Corner pads placed with no offset
Hi,I am using the MMMC-flow of Cadence Innovus. Hereby, I set the IO placement file and then initialize the design using the command init_design.My IO file looks like the following:Code:(globals...
View ArticleClik here to view.
SDF back annotation after synthesis fails: No timing checks annotated
Hi,I am trying to perform a post-synthesis simulation.For synthesis, I am using Cadence RTL Compiler 14.2and my target technology is UMC 65nm.To perform the simulation, I write out the SDF file after...
View ArticleClik here to view.
Blackbox pin after partition
Hello,I have a problem with pin assignment using Innovus 16.22I define part of my circuit as a blackbox and I assign its pins with the editPin command. The pins are fixed because I use the -fixedPin 1...
View ArticleClik here to view.
Innovus: Does not detect Inverters in library
Dear all,I'm using Innovus to P&R a design consisting of custom made cells. The cells have been characterized and compiled into a .lib file using Synopsys SiliconSmart.Everything works as expected,...
View ArticleClik here to view.
Padring Routing
Dear All,I am currently working with back-end design of chip an getting some problems. I've added a pad-ring by modifying my synthesized netlist and I've used PVDD1DGZ/PVSS1DGZ and PVDD2DGZ/PVSS2DGZ as...
View ArticleClik here to view.
FILL* on schematic unbound LVS error
I have imported my .cdl netlist file which contains all the standard cell connection information along with FILL and ENDCAP cells. Normally due to unbound error, I have to run LVS with...
View ArticleClik here to view.
How could I assign IO type during " Create Pins from Labels" option
When I import .gds from INNOVUS , there is no pins but labels. So I have to use "Create Pins from Labels" tool to place pins. But all the pins IO type are "inputoutput". How could I define IO types so...
View ArticleClik here to view.
Auto complete tab not work
Dear All,There are some pre-defined procs that I could not use tab to auto complete, but some procs can work. I used innovus shell prompt.Could anyone tell me why and how to use them normally? Thanks...
View ArticleClik here to view.
Placement algorithm that used in SOC Encounter
Hi all,I am relatively new to the Encounter tool. I am using Encounter v6.2 to place a simple design.I have a question about the Place & Route Algorithm that used in this software.I want to know,...
View ArticleClik here to view.
Hierarchical flow with (some) manual place and route
Hello everybody,I'm new to Cadence tools and the ASIC world, so this is probably a stupid beginners question. But it's hard to find information without knowing the exact terminology so I'm hoping you...
View ArticleClik here to view.
how to delete via cell in the design
Hi,Two questions:1) Does anyone know how to remove via cell from the design?? These are in the design but NOT from LEF. 2) Also once you add NDR rule. Is there a way to remove it in the...
View ArticleClik here to view.
Hold Timing Violations
Hi, I'm currently doing pnr for a RF modulator block using 40nm process. During my post_route stage, both my setup and hold timing violations are clean. Thus, I proceed to sign off stage. During this...
View ArticleClik here to view.
encounter invoke rc executable?
Hi,The rc command, found in socencounter/bin folder, as described in rc_user.pdf, provides many basic functionalities.The SoC Encounter program, when we click Design>>Import RTL, does it actually...
View ArticleClik here to view.
Playground Timing lab and constraint?
Hi,We would like to get familiar with some basic steps in encounter design. If we want to import some most simple Verilog in encounter, it asks for Timing lab and constraint. Is there any default Lib...
View ArticleClik here to view.
Longer Computation time in innovus
Hello,Why does innovus tool take longer runtime to perform placement and routing operation, I am working in 22nm process node with a total gate count of 1009191?RegardsSuhas.S
View Article