Clik here to view.
SOC Encounter :: LEF File load Failed
HiI am using SoC Encounter 10.1. While importing the design I load the netlist file (i.e. *.v file) and then add the LEF file to the list. When I press OK then I get this error. **ERROR:...
View ArticleClik here to view.
Spacing table is not found in generated lef
HI, while creating .lef from virtuoso .tf I recieve following warning could not find 2 matching layer constraints for VIA1virtuoso generates .lef but this .lef has missing spacing tables for VIA1...
View ArticleClik here to view.
Power domains or not?
Hi all,I have to setup a chip with 5 completely separated cores. Each core has its own vcc_core/io and vdd_core/io ind i/o pins.But the actual voltage of all cores is 1.8V. For testing only one core...
View ArticleClik here to view.
macro distance
Hi All Can you please suggest me how i can find the distance among all the macros , i am writting a script in which i am inserting soft blockage if distance among macros is less than 15 microns.
View ArticleClik here to view.
scripting or idea for PG strips and io pins
the io pins should not placed on PG ports so i need a scripting for that
View ArticleClik here to view.
Setting Clock Input Transition Value When Pin Defined at Instance Output
Quick CTS question (EDI 10.1.3) . When the clock root is defined at the output , such as AutoCTSRootPoint someInstanceName/Y How do I set the input transition value for the clock root ? I cannot...
View ArticleClik here to view.
Flip Chip Routing Problems in Encounter
Hello,I'm working on a design that's giving me some trouble. The IO is different than any design I've done before. I need some of the IOs to be routed to traditional pads on the edge of the chip, and...
View ArticleClik here to view.
Clock Target Min Latency
While performing clockDesign,By providing minDelay and maxDelay in clock constraints,Encounter takes MaxDelay as provided in maxDelay target, but it takes MinDelay as '0' even if minDelay is...
View ArticleClik here to view.
Cadence ELC SPICE files
Halo,I am using Cadence ELC for the first time for the characterisation of a new standard cell library. From the ELC user guide, it is unclear from where to obtain or how to create the SPICE...
View ArticleClik here to view.
Cadence ELC not recognising SPECTRE format
Halo, I am using ELC to characterise a new standard cell library. I am using a SPECTRE .scs model file, but it seems that ELC is not recognising this file format correctly, as it complains about...
View ArticleClik here to view.
Tap Insertion
Is there any command on Encounter to insert tap cell arrays before placement to ensure that the placement complies with the maximum diffusion-to-tap limit?
View ArticleClik here to view.
Max min timing lib.
Is it necessary to provide both max and min timing libs while synthesizing. If so then min timing lib field is missing in my case. I have Soc Encounter v11.10 installed...where should i give min timing...
View ArticleClik here to view.
Issue regarding Clock Tree Synthesis
Hi, while performing clock tree synthesis, one has to provide list of inverters and buffers in "generate clock specs" by selecting from the list of available cells. this list is missing in my case....
View ArticleClik here to view.
Doubt regarding import gds in encounter
Is there any option to import standard cell gds in encounter? I tried to include the standard cell gds in .conf file as follows. set rda_Input(ui_gds_file)...
View ArticleClik here to view.
Block level lib and lef
Hi All , Can you please suggest me in generating the block level lib and block level lef which are required at the top level. I mean what are the commands to generate these files.
View ArticleClik here to view.
Exporting manufactured interconnect geometry including DFM effects
I have a GDS file (and the corresponding ICT technology file). I want to decode and process that GDS to export a list of all the actual metal/dielectric interconnect shapes that actually get...
View ArticleClik here to view.
Level shifter cell alignment in rows
Hello, I am working on a design that uses a number of level shifters, whose height is unfortunately not a multiple of the standard cell height (level shifter height is 3.9µm whereas the standard cell...
View ArticleClik here to view.
how to use the floorplanning options in encounter efficiently
There are multiple options in encounter to floorplan. I'm confused how to use them efficiently. Below are the options I tried and I still couldn't converge on my setup times. My design has got more...
View ArticleClik here to view.
Clik here to view.
Missing power in power compiler report on Encounter netlist.
Hi folks, I am using SoCE for back end implementation and Syn power compiler for final power estimation. After reporting post layout power in power compiler, I noticed that out of the 2 blocks I have,...
View Article