Clik here to view.
Instance Padding
Hi All ,Can any one suggest me how should i specify instance padding i am using following commands but by executing these , specified padding is not appllied for the instance after...
View ArticleClik here to view.
scripting or idea for PG strips and io pins
the io pins should not placed on PG ports so i need a scripting for that
View ArticleClik here to view.
Clik here to view.
reportFanoutviolations -noGlobalnet reports the fanout violations in clock...
I tried with the option reportFanoutviolation -noglobanet. I expect all the clock nets and clock gating nets to be avoided fromt he violation report. But I found all these paths in violation report....
View ArticleClik here to view.
Move Clock Tree buffers after Integrated clock gate cell in clock tree
I have inserted integrated clock gate cells in my design in DC and during clock tree synthesis, Encounter inserts the CLK buffers before the clock gate. This causes the buffer to run, when there is no...
View ArticleClik here to view.
Does encounter optmizes ideal net when optdesign command is given.
In new version of encounter there is no provision to give exclude nets while loading design. But I have set_ideal_net in my SDC, a reset net which I want to do buffer tree synthesis. But while doing...
View ArticleClik here to view.
how encounter handles max_skew value during CTS
can some one clarify the following for me. 1) Does encounter optimizes the skew between any two flipflop under the same clock domain for the specified skew value or does it optimizes the skew between...
View ArticleClik here to view.
Does clock muxing needs special attention while CTS file creation
I have a generated clock, which is muxed with global clock in my design. I have set the generated_clock attribute in my design. How should I handle this for CTS
View ArticleClik here to view.
Encounter Library Characterizer problems with " inline subckt ..." model...
Hello to everyone, I'm having problems with ELC when trying to use it with a model library that includes corners (sections). For simulation, ELC is setted to use SPECTRE. When executing db_prepare I...
View ArticleClik here to view.
Doubt regarding import gds in encounter
Is there any option to import standard cell gds in encounter? I tried to include the standard cell gds in .conf file as follows. set rda_Input(ui_gds_file)...
View ArticleClik here to view.
How to fix via power spacing violations in encounter
Hi Guys,Could You Please tell me how to fix via power spacing violations in encounter? Is there Any chances this via power spacing violations, it will create short violations ? When I running...
View ArticleClik here to view.
How dump lvs netlist from encounter ?
Hi Guys,After merging the gds in encounter I dumped netlist only I tried below commandssaveNetlist filename_v2lvs.v.gzsaveNetlist -includePGporInformation filename_lvs.v.gzRight Now I am using...
View ArticleClik here to view.
CTS and timing analysis for generated clock
I have a clock scenario as shown below. I have defined the B, A as clocks and X as generated clock. In my design X is 300KHz and A is 200 MHz and B is 50 MHz. Sel 2 will switch on the fly during the...
View ArticleClik here to view.
ERROR in EDI 11.1 Import design
Dear Friends,i have a problem in enounter11.1 RTL to GDS ii tool, now i apply the input files in the IMPORT DESIGN tab netlist.v file and all.lef and power and ground nets vdd and vss. select top level...
View ArticleClik here to view.
Segmentation Fault during Cap table generation
Hi, I am trying to generate capacitance table from encounter v 12 running on a 64-bit machine. it starts cpatable generation, completes basic table generation, but when it tries to make extended table...
View ArticleClik here to view.
Encounter -> Report Power using VCD
Hello,I've generating a Power Report using a VCD file for activity:1. Exported netlist from encounter.2. Used this netlist in ncsim and generated VCD file 3. Read in the activity file into encounter,...
View ArticleClik here to view.
finding port side
Hi AllIs there any command or procedure to check the side of a given block port.I have a port i need to find on which side this port is placed (left or top or right or bottom).
View ArticleClik here to view.
Manual CTS report
Hi everyone,I am currently doing a project mainly focus on clock tree synthesis in Cadence Soc Encounter. As I need to study different topology of clock trees, I am using the manual mode CTS. What I...
View ArticleClik here to view.
NanoRoute doesn't route multi height design
Hello, as a test case I have a mixed design with 4 rows only. 3 standard core cell rows and 1 second row, that has a multiple of standard cell row height & pitch. Site definition is done properly....
View ArticleClik here to view.
max_transition violations
hai friends,how can i find the pins that are violated by max_transition violations any command? plz_help
View Article