I have generated synthesized netlist of my verilog design on Synopsys Design Compiler tool. For post layout results, Cadence Innovus tool was used and .spef file was generated. When this .spef file is used in Synopsys Primetime PX tool, some nets and pins are not recognized.
The errors are mentioned in detail in the attached log file.