Quantcast
Channel: Cadence Digital Implementation Forum
Viewing all articles
Browse latest Browse all 1480

Clock mesh delay, SDF, and timing..

$
0
0

Hi,

I am recently trying the EDI clock mesh flow and found very limited info from the manual. With AE's help, I finally can generate a clock mesh. However, I still have some questions regarding the clock mesh delay, mesh, and timing:

1. Should I use the partial SDF generated by characterizeClockMesh along with the top SDF generated by write_sdf? Or the top SDF itself is sufficient?

2. The delay of leaf register CK pins(which are connected to the mesh) are all the same from the top SDF file, is it because of the following reason?

"The software normally operates in a high performance mode
which optimizes the handling of multiple timing arcs between
input and output pin pairs. By default, the SDF file generated will
contain the same delay information for all of these arcs."

However, I tried to turn on recomputer_parallel_arcs but there was no difference. What went wrong?

3. I can see reasonable clock mesh delay values from "reportClockMesh"; however, the value is different from what I got with"report_timing -to <certain CK pin>". I would like to know if report_timing can work properly with clock mesh.

Thanks,

Robin


Viewing all articles
Browse latest Browse all 1480

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>