Quantcast
Channel: Cadence Digital Implementation Forum
Browsing all 1454 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

办理UW文凭/办美国毕业证书微Q744043126美国办毕业证#代办华盛顿大学UW成绩单毕业证#办国外本科硕士学历#海外留学学位证书

University of Washington

View Article


Image may be NSFW.
Clik here to view.

Longer Computation time in innovus

Hello,Why does innovus tool take longer runtime to perform placement and routing operation, I am working in 22nm process node with a total gate count of 1009191?RegardsSuhas.S

View Article


Image may be NSFW.
Clik here to view.

Using Encounter/ Innovus , need parasitic information layer wise information.

Pretty much the title, I have a requirement of getting the layer wise parasitic information. Is there a utility or an option in the gui that allows me to get extraction for specific nets or specific...

View Article

Image may be NSFW.
Clik here to view.

addStripe command for multiple power domains

Hello,I have multiple (6) power domains in my design. I am placing stripes using the addStripe command but every time I am ending up with a design in which the rails are extending outside the selected...

View Article

Image may be NSFW.
Clik here to view.

Hierarchical Design using characterized blocks timing issues

Hello,I am trying to build a hierarchical design using Innovus, but I have a problem with closing the timing.My design is composed by different clone and master blocks. I partition the design and I do...

View Article


Image may be NSFW.
Clik here to view.

Dangling wires/extra net length using -sroute command

Hello,I am using multiple power domains in my design and while doing the routing of power structures (using the -sroute command), I see that the VDD_CORE1 wire (in my case) always extends by a small...

View Article

Image may be NSFW.
Clik here to view.

Innovus CTS for a range of clock

Lets assume, I have a clock source whose frequency can very within a range (like within 6MHz to 9MHz range).I have a verilog circuit module where I would like to use this clock.How can I configure...

View Article

Image may be NSFW.
Clik here to view.

Encounter's "common timing library"

From all the documentation that I see, it looks like "common timing library" in encounter's "import design" menu should point to the typical case library. Similarly to how the "max" and "min" libraries...

View Article


Image may be NSFW.
Clik here to view.

Hierarchical Top-Down CPF flow

Hi,Using the hierarchical partitioning flow, I want to create an individual power domain for each partition, which can be turned off. I've been reading the Innovus user guide "Multiple Supply Voltage...

View Article


Image may be NSFW.
Clik here to view.

Innovus do not perform antenna rule properly

We know, through jogging higher metal layer antenna rules violation could be solved (most of the case).When I import my gds , there are some antenna violation which could be solved  through jogging...

View Article

Image may be NSFW.
Clik here to view.

How do I get HAL to check on basic VHDL codes for synthesizability?

I am using this function however I am unable to check basic errors like missing signal in sensitivity list.What can I do now? hal -V93 -GUI -nowarn MAXLEN -nowarn CTLCHR -nowarn IDLENG -nowarn NUMSUF...

View Article

Image may be NSFW.
Clik here to view.

Cadence Encounter

Hello,Is there a way to extract the placement information of the gates (like in X Y coordinates)in soc Encounter?I would use this information to know the neighboring pair of gates throughout my...

View Article

Image may be NSFW.
Clik here to view.

How to define sdc file description for internally generated clock ?

In my design, I have a clock generation block which generate main clock pulse ( no external clock reference is used like PLL ) . I'm facing problem defining sdc clock description.I've tried;...

View Article


Image may be NSFW.
Clik here to view.

How to save global routing output (ie. guide for Detailed Routing)?

Hi,I want to execute global routing and export the global routing output in a file, probably a .guide file such as the ones in the benchmarks of ISPD 2018 Contest...

View Article

Image may be NSFW.
Clik here to view.

how to have CLASS BUMP statement under the PORT statement in LEF ?

My design block macro have a pin to be connected to bump directly at the top level ( I wantthe P&R person to place a bump at the center of that pin). According to EDI system user guide,the PORT...

View Article


Image may be NSFW.
Clik here to view.

ERROR with loadLefFile in innovus

Hello guys,I am using loadLefFile command in innovus version 17.11. I am trying to give the files LEF files using variables. In one variable I have provided the complete path to my tech LEF and there...

View Article

Image may be NSFW.
Clik here to view.

TCL Script for adding wires on SoC Encounter

I'm using SoC Encounter for my ASIC implementation, I route some nets manually by adding wires in the GUI (shift + A).I want to do that by some commands in my tcl script. Supposedly when doing...

View Article


Image may be NSFW.
Clik here to view.

Longer Computation time in innovus

Hello,Why does innovus tool take longer runtime to perform placement and routing operation, I am working in 22nm process node with a total gate count of 1009191?RegardsSuhas.S

View Article

Image may be NSFW.
Clik here to view.

Using Encounter/ Innovus , need parasitic information layer wise information.

Pretty much the title, I have a requirement of getting the layer wise parasitic information. Is there a utility or an option in the gui that allows me to get extraction for specific nets or specific...

View Article

Image may be NSFW.
Clik here to view.

Solid Wood Dining Table Set Uk

Absolutely gorgeous Solid Wood dining tables . Have a look at the Facebook page called Solid Wood Furniture--------------------------[url=http://www.solidwooddiningtable.co.uk]Solid Wood Dining Table...

View Article
Browsing all 1454 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>