Clik here to view.
INNOVUS Short circuit violation
Hi I am using INNOVUS for P&R my design. In each run of place and routing some short circuit violations are observed on Metal1 after running geometry verification. The location of the violations...
View ArticleClik here to view.
Verilog In power pins unconnected
Hi,When I import the top level Verilog file generated by Genus into Virtuoso, the power pins are left unconnected. I tried different configurations in "Global Net Options" tab. However, nothing...
View ArticleClik here to view.
INNOUVS - mmmc file doesn't open sdc file
Hi, I use genus to synthetise my digital design and create verilog and sdc files. Then i importe my mmmc.tcl file into my innovus workflow the consol say : cannot open SDC file...
View ArticleClik here to view.
INNOVUS - How do I set up a library of multi-Vt (lvt, nvt, hvt) cells?
Hi,I use Innovus (P&R) multiple Vt libraries together.Are the library settings correct below?create_library_set -name LIBXX -timing {lvt.lib nvt.lib hvt.lib}Placement is hvt.lib only.I want to use...
View ArticleClik here to view.
INNOVUS
Hi,I am new here in this forum.May I know where can I get a tutorial on how to start Innovus?I want to learn even the basic placement and routing even without any constraints just to get start...
View ArticleClik here to view.
Implementation methodology for driver and receiver implementation
Hi community,I'm actually designing an IP where i need to send a signal from (x1;y1) to (x2,y2) in the floorplan.In the following, i explain how i'm actually handling with my design : For the drivers...
View ArticleClik here to view.
system verilog for innovus
I am wondering if I can read in the system verilog files in innovus
View ArticleClik here to view.
Basic Information
Hi Experts,I am very new to physical design and have some questions regarding low power concepts.1. What does CLP tool used for, Is it integrated with INNOVUS?2. Why there is no command in INNOVUS to...
View ArticleClik here to view.
Varying a digital IIR filter's poles&zeros over time
Is there a better approach to varying the coefficients of a digital IIR over time to adjust the values of its poles and zeros than just recalculating the whole thing every time it changes? For example,...
View ArticleClik here to view.
FM Modulation and Magnitude Spectrum!!!!
Currently trying to plot the magnitude spectrum of a single tone FM modulated signal in Matlab. I made a small error where the modulating frequency (fm) was of the same order of ten as the carrier...
View ArticleClik here to view.
Observing N/A in the timeDesign/OptDesign reports after placement in Innovus
Hi All,The below report is from timeDesign after placement. I see N/A in most of the columns. Due to this, no information is written to the timing reports and also couldn't able to analyze the timing...
View ArticleClik here to view.
What's the difference between Digital Transformation and Information...
Hey there,I see the term "digital transformation" thrown about quite a bit and can't really determine how this is different than running an information technology department... or "doing" IT.It sounds...
View ArticleClik here to view.
Beginner: help required
Guys,So far I was working with Windows systems and ModelSim. But as a new task, I need to work with NCSim and Of course on Linux. I need to setup all tool chain. I simply don't know both of these...
View ArticleClik here to view.
How to set a DRC for diff pairs!!!!
I how do I adjust my constraints so that when I set a primary gap for a diff pair and my diff pair is not within that limit it gives me a DRC? Wasn't sure if this is an easy to answer question but any...
View ArticleClik here to view.
Voltus-Fi vpserro layers displayed
Hello everyone,I am currently adapting Voltus-Fi to the design flow (UMC180 technology).The EM/IR analysis through ADE-L seems to work (judging by changing the output plots).But displaying Results >...
View ArticleClik here to view.
Use ".lib" timing file in AMS simulations using ADE
Hi,I have a stdcell library which has “.v” file which contains all Verilog models for stdcells. This stdcell library also has a “.lib” timing file with all the delay information for these verilog...
View ArticleClik here to view.
Well taps' routing with Innovus 16.22
Dear all,I'm struggling with an issue about PnR with Cadence Innovus 16.22 . I would like to "force" the tool to make routing between power nets vdd/gnd and well taps' contacts vdds/gnds. See picture...
View ArticleClik here to view.
When using the difference layer name between captable and tech lef
Hello.I would like to ask for help.I'm using EDI(v14), some layer name is different between captable and tech lef.For example,in captable : Metal1, M12C, Metal2, M23C, Metal3, ...in tech lef file : M1,...
View ArticleClik here to view.
Typical delay values for reset glitch filter in 28nm.
I found some glitch filter design on the internet but I am unsure of how to set a typical value for the the glitch delay. Assume the clock speed is 800MHz on a die of 3*3mm at 28nm. How should one...
View ArticleClik here to view.
Genus doesn't like statetable that looks OK?
I have a clock gating latch cell (latch_posedge_precontrol) that has a statetable that Genus complains about:statetable ("CLK GATE RESETB", "int_m0") { table : " L L H : - : L ,\ L H H : - : H ,\ H - H...
View Article