Clik here to view.
Digital implementations make games easier to grasp ?
I thought of that because I bought the Friday app after losing 7 times. I won my first 2 digital games, and I can't seem to stop winning even after coming back to the physical version (gotta bump the...
View ArticleClik here to view.
Mesh router: discover the benefits of wi-fi technology
Have a fast internet available in all corners of the property with the same signal strength, bringing a higher quality than that offered by wi-fi repeaters . This is what the Mesh router offers ,...
View ArticleClik here to view.
Is there a way to name matrixial instances or nets?
Hi all.Does anyone know if I could name matrixial instances or nets?For instance:I<i,j> or net<i,j>Thanks in advanceJorge
View ArticleClik here to view.
Global net connections warning on export netlist with power pins for block...
Hi,I am running a digital implementation using Innovus v18.10-p002_1. It is a digital block with only one supply voltage. The top will be done on Virtuoso (with addition of PADs over there). In other...
View ArticleClik here to view.
Innovus - Poly alignment issue
HiAfter the placement stage in the innovus, I could see the polys of the placed standard cells misaligned. Please see the screenshot below. This is causing many DRC violations when the GDS is imported...
View ArticleClik here to view.
Capacitor Array
Hi,I am trying to create a capacitor array in Innovus that is 8 cells in height and 32 cells in width. There is an issue once I read the Verilog netlist and place the design where the elements are...
View ArticleClik here to view.
Restrict buffer use for a particular sub block while routing using INNOVUS
Is it possible to route clock tree with up to 8x buffers for everything except one particular sub block where buffers larger than 4x are not used?
View ArticleClik here to view.
VHDL IEEE Library not recognized by RTL Compiler or Genus
Hello,I guess this is a dumb question but I didn't find any having the same issue as mine or any tutorial to guide me through this process...I wanted to synthesize a design written in VHDL with either...
View ArticleClik here to view.
InnoVus Sroute IMPSR-2405
Hi,I am running sroute in Innovus ang get warning : (IMPSR-2405): Specified pin WIRECELL_EXT_CSF_FC_LIN ANAIO does not match db pin.The power and ground nets are not correctly connected to pads, so I...
View ArticleClik here to view.
Guidelines for the Digital Implementation Forum
In addition to the general Community Guidelines, please follow the guidelines given below.Before posting a questionMake sure you have searched the documentation, the Cadence Community (use Search...
View ArticleClik here to view.
check point to point resistance for power and and analog nets
HI,I want to know is there any way In which I can check point to point resistance for analog/power netsPlease let me know if anyone knows about it.ThanksJapesh
View ArticleClik here to view.
power nets not connected to PAD M3
Hello,I am using sroute commandsroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) LB(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort...
View ArticleClik here to view.
Innovus hold-time optimization in the presence of synchronizers
Innovus somehow detects FF synchronizers in the circuit (which is good) and disables InPlaceOptimization of synchronizer nets. However, it seems that negative hold time slacks of non-optimized nodes...
View ArticleClik here to view.
Netclass and Netgroup in Innovus
What exactly is the difference between Netclass and netgroup?For example, if I give simple Netclass constraint in Innovus, the command report_net_groups shows netclass constraint as output. so,...
View ArticleClik here to view.
What is the meaning of "Cell Utlilization"?
What is the meaning of Cell utilization and core utilization? PDF given in another forum with the same concept/question is bit confusing. What I understood isCell utilization = (Total number of cells...
View ArticleClik here to view.
How to understand the nomenclature of dbGet commands?
Hello everyone A beginner here. I am trying to understand dbget commands. But it would really help me, if I could get a source which tells me how they have given the names to the commands. I'm not able...
View ArticleClik here to view.
[Innovus] How to relative place 2 standard cells abut?
Hi all,I have a placement requirement for the synchronizer flops that 2 flops of synchronizer block must be placed abut as below:There are so many synchronizer blocks in my design so I cannot place the...
View ArticleClik here to view.
"A mandatory condition failed to be true, Condition:...
Hello,we are trying to route a custom 2-stage hierarchical design using Innovus using the following tool versions obtained by "innovus -version":Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux...
View ArticleClik here to view.
news update times
The news is always changing over the globe and is known as the world news. news update times This is one of an important reason why people should be up to date with all kinds of news. There is an...
View ArticleClik here to view.
Wreal Assign in for loop not working
Hi,I have the below statements when given outside the forloop it works but within the forloop it does notgenvar i;real b;wreal a;generate for (i=0; i<20; i=i+1) begin assign a = b; endendgenerate
View Article