Clik here to view.
Nanoroute Problems (Can we do "routeDesign -globalDetail" Twice?)
Hi all,I was doing PnR these two days and found a very strange problem. The command I used is listed as follows:setNanoRouteMode -quiet -drouteUseMultiCutViaEffort mediumsetNanoRouteMode -quiet...
View ArticleClik here to view.
Clock Gating
I am writting a script where I need to find out all the flops connected to a particular integrated clock gating cell??when i am using report_timing -from "ICG_name" This is giving me unconstrained...
View ArticleClik here to view.
gray code
Hi, I would like to know if the type of code for the state machines is configurable in encounter, in particular gray code. Thanks.
View ArticleClik here to view.
How to add tap cells
Hi,I want to add tap cells manually around a placement blockage.So can any 1 help me out how to do thisLike how to call in the tap cells within the design and place them like a macro around the...
View ArticleClik here to view.
How to bring up a tk form in EDI?
Hi all,I wish to add a GUI to my hand-crafted tcl procedures, but I cannot figure out how to bring up the tk form in SOC encounter. Yes, I can see "pack" command under EDI shell, but it turns out to be...
View ArticleClik here to view.
Useful Skew
I have a design with 4 flops and slack values corresponding to paths are 0.2, -0.1 and 0.2.In case of useful skew which approach is better.?1.Making the second flop early.2.Making the third flop late.
View ArticleClik here to view.
EDI101 'accu.vh' not found.
Hi, I am only administrator, not a designer. I finished installing EDI101 in order for community to use encounter. They have a .tcl file that they used with previous version of encounter on Sparc. Mst...
View ArticleClik here to view.
short circuit problems in P & R
I'm using layer 3 and layer 4 for the power routing, so there are many vias through layer 3, layer 2 to layer 1.Then there are some short circuit problems when some signals pass through the vias. Is...
View ArticleClik here to view.
How to create vertical rows
Hi , Can anyone tell me how to create vertical rows, in EDI In user gude its written that "EDI can read database with veritical rows" but how to create them? in addtion its written that for...
View ArticleClik here to view.
Hierarchical Flow
Hi,I have placed & routed design, and i want to import it to my top level.i would like to know what is the recommended flow for hierarchical flow?Thanks!
View ArticleClik here to view.
using standard cells of multiple height
I'm using the library cells from a particular vendor, but unfortunately a clock mux standard cell is not available with the particular vendor. But a clock mux standard cell for the same process and...
View ArticleClik here to view.
SDF Generation Confusion
Hi,I have been given some SDF that has been generated for min/max write_sdf ../SDF/func.sdf -precision 6 -max_view func_worst -min_view func_best When I look in the SDF file, I see: (CELL...
View ArticleClik here to view.
incomplete nets
Hi all,i am working with soc -encounter. while routing the design no violations were reported.but when verified with calibre -lvs its showing 4 incomplete nets. when checked for same nets in soc - E...
View ArticleClik here to view.
A question about ELC(ex-SignalStorm)
For the process statement definition in the setup file, the parameters like vtn and vtp are necessary? Does not the tool automatically get them through the model file? If they are necessary, where...
View ArticleClik here to view.
a question about cell characterization
how does ELC examine the syntax of input netlist?
View ArticleClik here to view.
Generating Reports
Hi,Where can i see what are the most important reports to generate after each step? (floorplan/placement/cts/routing/post rout)Thanks!
View ArticleClik here to view.
clockSpiceOut (an Encounter error)
When I use Soc Encounter command "clockSpiceOut" to get the spice netlist form the clock tree, error happened like this:"**ERROR: (ENCSPX-116): Cannot write subckt and model from encrypted CDB."Why and...
View ArticleClik here to view.
Cadence Encounter doesn't fix hold violations?
Hi everyone,please help me with the next problem:I'm designing a digital IC based on FPGA-verified source code using Cadence tools: Encounter for P&R and optimization and Incisive simulator (NCSim...
View ArticleClik here to view.
FoundationFlow - what about floorplanning?
Hi i have looked at the foundation flow scripts.i didnt found anything regarding floorplanning, should this step exists? or this flow starts from placement step?Thanks.
View ArticleClik here to view.
IMPORTING GDS
Hi All, Can any one calify me the following concept: If i had a GDS file with me without having design data(i.e. design.enc format),is ti possible to import the design in encounter? If so ,explain the...
View Article